【 Package 】 |
● |
Bare die |
【 Host interface and specification 】 |
● |
Support SD 1-bit/4-bit mode and SPI mode, support SD clock 0 ~ 100 MHz |
● |
Support UHS-1 card: UHS50 type |
● |
Compliant to SD Physical Layer Specification V3.01 (>32GB card capacity, SDXC) and V2.01(<= 32GB card capacity, SDHC or SDSC) |
● |
2.7V to 3.6V operating voltage |
【 I/O interface 】 |
● |
Hardware crypto engine: |
|
- DES, TDES and AES (128/192/256) |
|
- Support ECB, CBC, CFB, OFB, and CTR modes |
● |
SPI-master 4-bit I/O mode: |
|
- Configurable operation mode: half-duplex/full-duplex |
|
- Configurable SPI clock frequencies up to (system_clock/2) |
|
- Support 1/2/4-bit mode |
● |
SPI-master/slave 1-bit mode: |
|
- Configurable operation mode: half-duplex/full-duplex |
|
- Configurable SPI clock frequencies up to (system_clock/2) |
● |
ISO7816 controller: |
|
- Support T=0 and T=1 |
|
- Configurable retry count for byte parity error handling (T=0) |
|
- Auto LRC/CRC option (T=1) |
● |
MCU Timer 0 / Timer 1 / Timer 2 |
● |
MCU UART0 / UART1 interface |
● |
MCU GPIO pins with configurable pull-up and pull-down resisters |
● |
32-bit True Random Number Ge |
【 Flash memory interface 】 |
● |
Support 3.3V/1.8V 8-bit data bus and 1 ~ 8 NAND Flash chips |
● |
Support 2K/4K/8K/16K Bytes per page SLC/MLC/TLC NAND Flash memory with SDR/Toggle interface mode |
● |
Support BCH ECC up to 71 bits per 1KB data protection for various NAND Flash memory |
【 System Operation 】 |
● |
Configurable internal oscillator (system clock) frequencies up to 104 MHz. |
● |
Oscillator pad for an optional external clock source |
● |
Load MCU code from an external memory chip (NAND Flash or SPI serial Flash) |
● |
In-System Program (ISP) |
【 Applications 】 |
● |
Mobile Payment, ID Authentication, HCE, SWP microSD Card, NFC microSD Card,.. |